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ABSTRACT
Many hardware accelerators have been proposed to improve the
computational efficiency of the inference process in deep neural
networks (DNNs). However, off-chip memory accesses, being the
most energy consuming operation in such architectures, limit the
designs from achieving efficiency gains at the full potential. To-
wards this, we propose ROMANet, a methodology to investigate
efficient dataflow patterns for reducing the number of the off-chip
accesses. ROMANet adaptively determine the data reuse patterns
for each convolutional layer of a network by considering the reuse
factor of weights, input activations, and output activations. It also
considers the data mapping inside off-chip memory to reduce row
buffer misses and increase parallelism. Our experimental results
show that ROMANet methodology is able to achieve up to 50%
dynamic energy savings in state-of-the-art DNN accelerators.
KEYWORDS
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1 INTRODUCTION
Deep neural networks (DNNs) are growing as a prominent solution
for a wide range of machine learning applications, such as smart
environment, automotive, and health care [9]. To achieve a high
accuracy, larger and deeper neural networks are required. Hence, to
expedite the inference process, a hardware accelerator is employed.
Many DNN accelerators have been proposed over the past few
years [2, 3, 5–8, 11, 14]. These accelerators offer a significantly high
performance efficiency as compared to any general-purpose CPU-
based solution. However, the energy consumption of the off-chip
memory (i.e., DRAM) accesses hinder the designs from achieving
further efficiency gains as the energy cost incurred by the off-
chip accesses is significantly higher compared to other operations
[15], also highlighted through Fig. 1. Therefore, minimizing the
number of DRAM accesses is the key to reduce the overall energy
consumption of the accelerators.
1.1 State-of-the-art and Their Limitations
Data reuse technique is extensively employed by state-of-the-art
DNN accelerators for minimizing the DRAM accesses. The idea
is to reuse the same data multiple times once it is fetched from
the DRAM. In this manner, we can maximally use the same data
multiple times to avoid redundant fetches from the off-chip memory.
Towards this, previous works have tried exploiting such technique.
Their works can be loosely classified into two categories based on
how they define the data reuse factor, namely fixed data type reuse
and dynamic data type reuse.
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Figure 1: Breakdown of (a) the overall energy consumption
of DNN accelerators: Cambricon-X [17], DianNao [2], sys-
tolic array [7] and (b) the layer-wise energy consumption
of AlexNet convolution in systolic array based accelerator.
Fixed data type reuse gives priority of reuse to only one specific
data type, either input activation/feature map (ifmap), output activa-
tion/feature map (ofmap), or weights. This concept has been widely
used in previous works, such as [1, 16]. However, it suffers from
inefficiency if the fixed dataflow forces the data type with highest
number of reusability to be fetched multiple times from DRAM. For
example, in Fig. 2b, the 1st layer of VGG-16 has the highest num-
ber of reuse for the weights data type, hence most likely that the
weights will stay longer inside the on-chip memory than the others.
However, in the 8th layer of VGG-16, weights data type has the low-
est number of reuse, hence the efficiency of employing such fixed
dataflow goes down. To address this limitation, dynamic data type
reuse is proposed in [10]. It defines a dynamic dataflow based on
the statistics observed in each layer, as shown in Fig. 2a-b. Although
this dynamic data type reuse shows efficiency improvements in terms
of reduction in the number of DRAM accesses, it only considers two
reuse schemes, i.e. weights and ofmap reuse based dataflows, which
limits the efficiency gains of the other possible dataflow patterns, as
we will show with the help of the motivational case study.
1.2 Motivational Case Study
To achieve a high energy efficiency, the state-of-the-art DNN accel-
erators exploit the reuse of three data types, namely ifmap, ofmap,
and weights. Fig. 2a-b show that the reuse factor for each data type
actually varies across layers and networks. If we sort them based
on the reuse factor, there will be six possible orders for data reuse
scheme. Meanwhile, the state-of-the-art only provides two reuse
schemes. Considering that we have limited hardware resources,
keeping the data type with higher reuse factor in the on-chip for
longer time than other data types, is desired to minimize fetching
ar
X
iv
:1
90
2.
10
22
2v
1 
 [c
s.D
C]
  4
 Fe
b 2
01
9
1100
10,000
# 
D
at
a 
R
eu
se
 (
lo
g)
AlexNet # Reuse of Ifmap
# Reuse of Ofmap
# Reuse of Weight
1
10
100
1,000
10,000
100,000
# 
D
at
a 
R
e
u
se
 (
lo
g)
VGG-16 # Reuse of Ifmap # Reuse of Ofmap # Reuse of Weight
0%
20%
40%
60%
80%
100%
AlexNet VGG-16 AlexNet VGG-16
# of MACs # of Weights
P
e
rc
e
n
ta
ge
CONV FC(c)(a) (b)
Figure 2: Number of data reuse for ifmap, ofmap, and weights in (a) AlexNet and (b) VGG-16; (c) Percentage of the MACs and
weights number in AlexNet and VGG-16
the redundant data. Hence, providing only partial possible reuse
scheme is not sufficient to obtain efficient dataflow patterns.
Furthermore, considering the fact that theDNNprocessing tightly
couples the relation between ifmap, ofmap, and weights, the order
of data reuse factor is indeed important. Thereby, we argue that
sticking to one type of data reuse (i.e. fixed data type reuse) and/or
supporting only partial possible reuse schemes in dynamic data
type reuse, limit the efficiency gains for DNN accelerators which
later also limit the energy efficiency improvements. Therefore, there
is a significant need for dataflow patterns that can exploit data reuse
efficiently and dynamically adapt to the different configuration of the
layers in a network. However, determining such dataflow patterns
bears several challenges as discussed below.
1.3 Associated Scientific Challenges
This strategy should account how much data of the ifmap, ofmap,
and weights which should be fetched and computed in a single
phase of computation, while fully utilizing the available DRAM
bandwidth, size of the on-chip memories, and size of computing
array. The single phase of computation means a phase where a
tile of the ifmap and weights are fetched and computed to produce
a tile of the ofmap. Furthermore, such dataflow patterns should
be supported with a data mapping strategy inside the DRAM to
minimize the row buffer misses and increase data parallelism. In this
manner, the number of DRAM accesses can be reduced significantly.
1.4 Novel Contributions
In this paper,ROMANetMethodology (Section 3): Fine-Grained
Reuse-Driven Data Organization and Off-Chip Memory Access
Management for Deep Neural Network Accelerators is proposed,
and it makes the following novel contributions to overcome the
aforementioned scientific challenges.
• Data Reuse Strategy (Section 3.1):We propose a strategy
to define an efficient dataflow pattern for each layer of the
given network. It defines howmuch data of the ifmap, ofmap,
and weights to be fetched and computed in the a single com-
putation phase, using data tiling approach. Hence, each data
type will have its own data tiling parameters and these pa-
rameters are defined by considering the DRAM bandwidth,
size of the on-chip memories, and size of computing array.
• DRAM Data Mapping (Section 3.2): We propose an effi-
cient data mapping inside the DRAM to minimize the row
buffer misses and increase the data throughput. Hence, this
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Figure 3: Overview of the convolutional processing.
mapping strategy considers the data tiling and DRAM con-
figuration which are employed in the accelerator.
• On-Chip Data Mapping (Section 3.3): We also propose
the data mapping inside the on-chip memory to efficiently
support the dataflow patterns which are employed in the ac-
celerator. This mapping strategy also considers the available
DRAM bandwidth and size of computing array.
2 PRELIMINARIES
2.1 Deep Neural Networks
In DNN, the convolutional layers are computationally intensive as
they have a high number of MAC operations (Fig. 2c) and a high
reuse factor (Fig. 2a-b). The convolution processing and its pseu-
docode are presented in Fig. 3. Here, the terms P and Q represent
the number of rows and columns in the weights;M and N represent
the number of rows and column in the ofmap; I and J represent the
number of ifmap and ofmap; and the terms H and W represent the
number of rows and columns in the ifmap.
2.2 DRAM
As illustrated in Fig. 4a, DRAM is hierarchically organized into
rank, chip, bank, row, and column as it is seen from top to bottom
perspective. If there is an access request to DRAM, one specific
DRAM rank will respond. The DRAM chips within a rank are
accessed in parallel and contribute forming the DRAM word. Inside
a DRAM chip, the request is directed to a specific DRAM bank. Even
Chip-0
Bank-0
Bank-1
Bank-b
…
Chip-1
Bank-0
Bank-1
Bank-b
Bank-0
Bank-1
Bank-b
I/O bus
Rank-0
Rank-1
Column
Decoder
R
o
w
 D
ec
o
d
er
Row Buffer
row-1
…
…
column 
…
ro
w
row-2
I/
O
 b
u
s
Bank
address
ro
w
 b
it
s 
column
bits
Chip-c
Address
Bus
DRAM
Data
Bus
A0 A1 A2 A3
D0 D1 D2 D3
Wait for DRAM Bank-0
Wait for DRAM Bank-1
Wait for DRAM Bank-2
Wait for DRAM Bank-3
Multi-bank enables 
overlapped accesses, 
assuming no bank conflicts
(a)
(b)
Figure 4: (a) Overview of the DRAM organization and (b) the
multi-bank operations to increase the data parallelism
though we can only access one bank at a time, we can still use multi-
bank design to obtain parallelism. The benefit of multi-bank design
is illustrated in Fig. 4b. In the specific bank, an access request is
decoded into array (i.e., row and column) addresses. If the accessed
row is already activated, then the data in this entire row are already
in the row buffer. Then, the column address will define the data to
be accessed from row buffer. This condition is called a row buffer hit
since the desired data is already in row buffer, thereby it can reduce
the DRAM access latency and energy consumption. Otherwise, row
buffer miss occurs and new referenced row needs to be activated in
the row buffer. Hence, it increases the DRAM access latency and
energy consumption. From the aforementioned information, it is
clear that DRAM operation enables the two types of parallelism
which we can exploit, namely bank-level and chip-level parallelism.
3 THE ROMANET METHODOLOGY
In this work, we propose a ROMANet methodology to reduce the
number of DRAM accesses and increase the energy efficiency of
DNN accelerators. The overview of the ROMANet methodology
flow is presented in Fig. 5 and consists of the following key steps.
(1) Observe the reuse factor of all data types (i.e. ifmap, ofmap,
and weights) for each layer of the given network.
(2) Define the reuse scheme for each layer of a network based
on the rank/order of the reuse factor. This order defines the
data reuse scheme. From this step, each layer will have a
specific scheme out of the six possible schemes as presented
in Table 1.
(3) Define the data tiling configuration for all data types (i.e.
ifmap, ofmap, and weights) based on the previously selected
reuse scheme. This tiling configuration is constrained by the
DNN accelerator configuration, such as DRAM bandwidth,
size of on-chip memories, and size of the computing array.
It will be discussed in Section 3.1.
(4) Define the memory mapping based on the data tiling con-
figuration from the previous step. Here, DRAM and on-chip
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Figure 5: Overview of the ROMANet methodology flow.
mapping are defined. The DRAM mapping strategy consid-
ers the DRAM and tiling configurations. Meanwhile, on-chip
mapping strategy considers the DRAM bandwidth and size
of the computing array. These will be discussed in Section
3.2 and 3.3.
(5) Evaluate the number of DRAM accesses, DRAM access vol-
ume, and DRAM access energy. The evaluation uses a sys-
tolic array based DNN accelerator design and conducts a
comparison with state-of-the-art methodology. These will
be discussed in Section 4.
3.1 Data Reuse Strategy
The proposed data reuse strategy exploits the information of the
reuse factor and considers the corresponding order. A data type
with the highest reuse factor, takes the highest priority of reuse;
data type with the lowest reuse factor, takes the lowest priority
of reuse; another data type takes place in between (i.e. medium
priority of reuse). As presented in Table 1, there are six possible
schemes and each scheme has its own dataflow pattern which we
will explain further with the help of an example and illustration in
Fig. 6.
For example, if a layer of the given network has reuse factor
sorted as ifmap→ weights→ ofmap, then it means that ifmap has
the highest priority of reuse than the others. Which portion of the
ifmap should be fetched from DRAM, is determined by the data
type which has the second highest priority (i.e.,weights in this case).
This idea is to maximally reuse the data with highest priority and
also consider the second highest one for developing the dataflow
pattern. Hence, the movement of dataflow patterns for each data
type is determined as follows.
• For ifmap: The priority is to maximally fetching ifmap data
type within tiling parameters Tw , Th , and Ti to fit into the
allocated on-chip memory. To enable high reusability of
weights, the priority is focused more on parameters Tw and
Th , because the data reuse in computation between ifmap
and weights happens in 2-dimensional space. Therefore, we
can increase the size ofTw andTh by expanding them in the
direction of ifmap- 1○ and ifmap- 2○.
• For weights: The priority is to maximally use the tiling
parameter Tj since it is in-line with the fact that the data
reuse in computation between weights and ifmap happens
in 2-dimensional space. Therefore, we can increase the size
Table 1: Proposed strategy for tiling configuration based on the possible data reuse scheme.
Scheme Reuse factor Description Main tiling flow (Fig. 6)Highest Medium Lowest
1 ifmap weights ofmap maximally reuse Th ×Tw ×Ti , (esp. Th ×Tw ) to efficiently reuse weights ifmap: 1○→ 2○→ 3○
2 ifmap ofmap weights maximally reuse Th ×Tw ×Ti , (esp. Ti ) to efficiently reuse ofmap ifmap: 3○→ 1○→ 2○
3 weights ifmap ofmap maximally reuse Tp ×Tq ×Ti ×Tj , (esp. Tp ×Tq ×Tj ) to efficiently reuse ifmap weights: 1○→ 2○
4 weights ofmap ifmap maximally reuse Tp ×Tq ×Ti ×Tj , (esp. Tp ×Tq ×Ti ) to efficiently reuse ofmap weights: 2○→ 1○
5 ofmap ifmap weights maximally reuse Tm ×Tn ×Tj , (esp. Tm ×Tn ) to efficiently reuse ifmap ofmap: 1○→ 2○→ 3○
6 ofmap weights ifmap maximally reuse Tm ×Tn ×Tj , (esp. Tj ) to efficiently reuse weights ofmap: 3○→ 1○→ 2○
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Figure 6: Illustration of data tiling configuration and terms
used for ifmap, ofmap, and weights in data reuse strategy.
of Tj by expanding it in the direction of Weights- 1○. How
much data that a tile of weights filter should be fetched is
limited by the size of allocated on-chip memory. Here, we
defineTp = P andTq = Q since typically the size of row and
column in the weights filter are small.
• For ofmap: The priority is to maximally use the generated
partial sums from the computation part. Therefore, how
much data that a tile of ofmap should be managed on-chip
is constrained by the tile size of the ifmap and weights that
generate the partial sums, as well as the allocated on-chip
memory.
• If a single tile of ifmap is already computed with a single tile
of weights filter, we can continue to fetch other tiles for next
computation. The next data tiling configuration to be fetched
for ifmap and weights will follow the tiling flow direction as
presented in Fig. 6 and Table 1.
• The order of dataflow direction presented in the Table 1 is
the main tiling flow which should be followed by all data
types. For example, if the main tiling flow is ifmap- 1○→
2○→ 3○, it means that the highest priority of dataflow will
be in the direction of ifmap- 1○ → ifmap- 2○ → ifmap- 3○.
As implication, the weights will follow with the direction of
weights- 1○→ weights- 2○.
To conduct the aforementioned steps, some DNN accelerator
configuration should be considered (Eq. 1).
Th ×Tw ×Ti ≤ iBuffsize
Tp ×Tq ×Ti ×Tj ≤ wBuffsize
Tm ×Tn ×Tj ≤ oBuffsize
(1)
The equations state that, for each layer of a network, the ifmap
tile has to fit inside the allocated ifmap buffer (iBuff ), the weights
tile has to fit inside the allocated weights buffer (wBuff ), and the
ofmap tile has to fit inside the allocated ofmap buffer (oBuff ). Oth-
erwise, the tiling configuration for all data types should be adjusted
according to the available on-chip buffer.
3.2 DRAM Data Mapping
To efficiently use the DRAM operations, ROMANet methodology
also proposes a DRAM data mapping strategy. It exploits two basic
concepts: reducing the number of row buffer misses and increas-
ing the data throughput. To achieve these, the row-buffer locality,
bank-level parallelism, and chip-level parallelism are exploited. The
row-buffer locality means that if we want to fetch several data at
a subsequent time, they should be placed in the same row of a
DRAM bank. In this manner, we can access all the data in the same
row subsequently. Bank-level parallelism means that if we want
to access several data in parallel, we can place these data across
DRAM banks and similarly, chip-level parallelism means that if
we want to access several data in parallel, we can place these data
across DRAM chips. To exploit these concepts efficiently, information
of the tiling configuration for all data types are needed. Then, the
DRAM data mapping can be done accordingly as illustrated in Fig.
7a, with the following strategy.
• For ifmap: Each ifmap is tiled using parameters Th , Tw ,
and Ti . Using these tiling parameters, we can estimate the
number of tiling accesses which is required for the ifmap
accesses. Based on that, we can map the ifmap inside the
DRAM efficiently. Firstly, to exploit the row-buffer locality,
we map a portion of ifmap tile in multiple subsequent rows
within a DRAM bank. In this manner, if we get a row hit, we
can efficiently access the entire data in that row subsequently
and will only activate another row if the entire data have
been accessed. Therefore, row-buffer misses will be reduced
significantly. Secondly, to exploit the bank-level and chip-
level parallelism, we map other portion of ifmap tile across
multiple banks and multiple chips. In this manner, we can
exploit the data parallelism in both aspects to increase the
throughput.
• For weights: The weights filters are tiled using parameters
Tp , Tq , Ti , and Tj . Using these tiling parameters, we can
estimate the number of tiling accesses which is required
for the weights accesses. Based on that information, we can
map the weights inside the DRAM efficiently. To exploit the
row-buffer locality, we should map a portion of weights tile
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Figure 7: (a) DRAMdatamapping and (b) on-chipmemorymapping considering the dataflowpatterns and tiling configuration.
in multiple subsequent rows within a DRAM bank. Mean-
while, to exploit the bank-level and chip-level parallelism,
we also map other portion of ifmap tile across multiple banks
and multiple chips. In this manner, we can exploit the data
parallelism in both aspects to increase the throughput.
• For ofmap: The ofmap data type can follow the strategy of
ifmap, since the ofmap data type will be the ifmap for next
convolutional layer processing.
3.3 On-Chip Data Mapping
To efficiently shuttle the data from the DRAM to the computing
engine, the on-chip data mapping strategy is also needed. Here, we
used a scratch-pad memory (SPM) as on-chip buffer. The efficient
data mapping in SPM can be done as illustrated in Fig. 7b, with the
following strategy.
• For ifmap: Each tile of ifmap is placed across multi banks
of SPM to increase the data throughput. For systolic array-
based accelerator case, it is recommended that the number
of SPM banks for ifmap is the same with the number of rows
of the systolic array. Thereby, each bank can supply data to
specific row of the systolic array engine. In this manner, the
data parallelism of ifmap can be exploited efficiently.
• For weights: The tile of weights filters are placed across
multi banks of SPM to increase the data throughput. For
systolic array-based accelerator case, it is recommended that
the number of SPM banks for weights is the same with the
number of columns of the systolic array. Thereby, each bank
can supply data to specific column of the systolic array en-
gine. Furthermore, each different filter is placed in different
banks to ensure that each bank can supply different filter
to specific column of the systolic array. In this manner, the
data parallelism of weights can be exploited efficiently.
• For ofmap: The ofmap data type can also follow the strategy
of ifmap, since the ofmap data type will be the ifmap for next
convolutional layer processing.
4 EVALUATION METHODOLOGY
To evaluate ROMANet methodology, we developed a simulator
to model its behavior and strategy to find the efficient dataflow
Table 2: Configuration of the systolic array accelerator.
Module Description
Systolic Array 12 × 14 MAC processing elements
Data Buffer Size of the total buffer = 108KB
Accumulator Size of the register = 256B
Activation-Pooling Size of the register = 256B
DRAM Size = 2Gb, Bandwidth = 12.8GB/s [12, 13]
Configuration 
(.cfg)
Tech. Library (32nm)
Logic Synthesis
(Synopsys Design 
Compiler)
Constraints
CACTI 
7.0
Logic Simulation 
(Modelsim)
ROMANet 
Simulator
HDL (.v)
# DRAM Accesses
DRAM Access Volume
Energy Consumption
Reports
Dataflow Configuration 
DNN Accelerator Configuration 
Figure 8: Overview of the experimental setup and tool flow.
patterns. It is integrated with DNN accelerator and memory con-
figuration as constraints. We designed a state-of-the-art Tensor
Processing Unit (TPU) [5]-like DNN accelerator with a reduced size
of the on-chip memory and the computing array (Table 2), then we
used it as a reference for experiments. We synthesized that accel-
erator in Synopsys Design Compiler on CMOS 32nm technology
to obtain timing, power, and area estimation. We also extracted
power and energy estimation for the off-chip and the on-chip mem-
ories using CACTI [4]. The experimental setup and the tool flow
is illustrated in Fig. 8. In the experiments, we evaluated the RO-
MANet methodology and compared it with the state-of-the-art
using AlexNet and VGG-16 for investigating the number of DRAM
accesses, DRAM access volume, and dynamic energy consumption
of the DRAM accesses.
5 RESULTS AND DISCUSSION
The experimental results for AlexNet are presented in Fig. 9a-c.
For observation of the number of DRAM accesses, the ROMANet
methodology achieves up to 50% overall improvements as compared
to the state-of-the-art. If the memory mapping is considered in the
state-of-the-art, then the ROMANet methodology can still achieve
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.
up to 22% improvements. In such scenario, if the observation is
conducted in each layer of the given network, the improvements
achieved by the ROMANet methodology are within range 0% −
29%. For observation of the DRAM access volume, the ROMANet
methodology also achieves up to 50% overall improvements as
compared to the state-of-the-art and 22% if the memory mapping is
considered in the state-of-the-art. For layer-wise observation, the
improvements achieved are within range 0% − 29%. The similar
percentages of improvements are also observed in the dynamic
energy consumption for DRAM accesses for overall and layer-wise
observations.
The experimental results for VGG-16 are presented in Fig. 9d-f.
For observation of the number of DRAM accesses, the ROMANet
methodology achieves up to 54% overall improvements as compared
to the state-of-the-art. If the memory mapping is employed in the
state-of-the-art, then the ROMANet methodology can still achieve
improvements up to 6%. In such case, if the observation is conducted
in each layer of the given network, the improvements achieved by
the ROMANet methodology are within range 0% − 41%. For obser-
vation of the DRAM access volume, the ROMANet methodology
also achieves up to 54% overall improvements as compared to the
state-of-the-art and 6% if memory mapping is considered in the
state-of-the-art. The improvements are within range 0% − 41% for
layer-wise observation. The similar percentages of improvements
are also observed in the dynamic energy consumption for DRAM
accesses for overall and layer-wise observation.
These results show that the memory mapping gives us a signifi-
cant benefit to reduce the overall data accesses, because it minimizes
the number of accesses for the redundant data. The significant im-
provements of the ROMANet methodology over the state-of-the-art,
come from the dataflow pattern that exploits both, the data reuse
andmemorymapping efficiently for each layer of the given network.
Furthermore, the experimental results show that the improvements
are not evenly distributed across the layers. This condition gives
us insight that in some layers, the ROMANet methodology is more
efficient than the state-of-the-art, thanks to our efficient dataflow
patterns and memory mapping. Meanwhile, in some other layers,
the ROMANet methodology has a comparable efficiency with the
state-of-the-art.
6 CONCLUSION
In this work, we demonstrate that the efficient dataflow patterns
for DNN accelerators can be obtained by the proposed ROMANet
methodology. It defines an efficient data reuse strategy and memory
mapping for each layer of a network. The experimental results
show that the proposed methodology can reduce the number of
the DRAM accesses, DRAM access volume, and DRAM dynamic
energy consumption significantly, thereby increasing the overall
dynamic energy efficiency up to 50% for AlexNet and 54% for VGG-
16, in the state-of-the-art DNN accelerators. Our novel concepts
would enable further research on more comprehensive studies for
energy-efficient DNN accelerators.
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